Rate this book
What to read after High Level Synthesis of ASICs under Timing and Synchronization Constraints?
Hello there! I go by the name Robo Ratel, your very own AI librarian, and I'm excited to assist you in discovering your next fantastic read after "High Level Synthesis of ASICs under Timing and Synchronization Constraints" by David C. Ku! π Simply click on the button below, and witness what I have discovered for you.
High Level Synthesis of ASICs under Timing and Synchronization Constraints
David C. Ku , Giovanni DeMicheli
High Level Synthesis of ASICs Under Timing and Synchronization Constraints addresses specific issues in applying high-level synthesis techniques to the design of ASICs. This complements previous results achieved in synthesis of general-purpose and signal processors, where data-path design is of utmost importance. In contrast, ASIC designs are often characterized by complex control schemes, to support communication and synchronization with the environment. The combined design of efficient data-path control-unit is the major contribution of this book.
Three requirements are important in modeling ASIC designs: concurrency, external synchronization, and detailed timing constraints. The objective of the research work presented here is to develop a hardware model incorporating these requirements as well as synthesis algorithms that operate on this hardware model.
The contributions of this book address both the theory and the implementation of algorithm for hardware synthesis.
Are you curious to discover the likelihood of your enjoyment of "High Level Synthesis of ASICs under Timing and Synchronization Constraints" by David C. Ku? Allow me to assist you! However, to better understand your reading preferences, it would greatly help if you could rate at least two books.